Publicaciones Personales

These publications are included here just to facilitate downloads to those people asking for personal use copies. Some of this material is published at copyrighted journals or conference proceedings, so personal use of the download is required. In particular publications from IEEE should be downloaded according to the following IEEE note:

© 2001 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE.

Listado de Publicaciones

2010| 2009| 2008| 2007| 2006| 2005| 2004| 2003| 2002| 2001| 2000| 1999| 1998|

Año 2010

Revistas Internacionales

Ó. Lucía Gil, L. A. Barragán Pérez, J. M. Burdío Pinilla, O. Jimenez Navascués, D. Navarro Tabernero, I. Urriza Parroque. "A versatile power electronics test-bench architecture applied to domestic induction heating" .IEEE Transactions on Industrial Electronics . 2010.

I. Urriza Parroque, L. A. Barragán Pérez, D. Navarro Tabernero, J. I. Artigas Maestre, Ó. Lucía Gil. "Word Length Selection Method for Controller Implementation on FPGAs Using the VHDL-2008 Fixed-Point and Floating-Point Packages" .EURASIP Journal on Embedded Systems, Volume 2010 (2010), Article ID 593264, 11 pages, doi:10.1155/2010/593264. 2010.

Congresos Internacionales

Ó. Lucía Gil, O. Jimenez Navascués, L. A. Barragán Pérez, I. Urriza Parroque, J. M. Burdío Pinilla, D. Navarro Tabernero. "Real-time FPGA-based Hardware-in-the-Loop Development Test-Bench for Multiple Output Power Converters" .25th Annual IEEE Applied Power Electronics Conference and Exposition (APEC), Palm Springs, California (USA). Febrero. 2010.

D. Navarro Tabernero, L. A. Barragán Pérez, J. I. Artigas Maestre, I. Urriza Parroque, Ó. Lucía Gil, O. Jimenez Navascués. "FPGA-based High Resolution Synchronous Digital Pulse Width Modulator" .IEEE International Symposium on Industrial Electronics (ISIE), Bari (Italia). Julio. 2010.

O. Jimenez Navascués, L. A. Barragán Pérez, D. Navarro Tabernero, Ó. Lucía Gil, J. I. Artigas Maestre, I. Urriza Parroque. "FPGA-based Real-time Calculation of the Harmonic Impedance of Series Resonant Inductive Loads" .Annual Conference of the IEEE Industrial Electronics Society 2010 (IECON10). Noviembre. 2010.


	Año 2009

Revistas Internacionales

J. I. Artigas Maestre, I. Urriza Parroque, J. Acero Acero, L. A. Barragán Pérez, D. Navarro Tabernero, J. M. Burdío Pinilla. "Power measurement by output-current integration in series resonant inverters" .IEEE Transactions on Industrial Electronics, ISSN 0278-0046, Vol 56, nº 2, pp. 559-567.. Febrero. 2009.

J. I. Artigas Maestre, I. Urriza Parroque, J. Navarro Artigas, L. A. Barragán Pérez, J. Acero Acero. "Comparator–less digital implementation of AC–coupled Sigma–Delta A/D converters" .Electronics Letters, ISSN: 0013-5194, Vol 45, nº 11, pp. 537-538.. Mayo. 2009.

Congresos Internacionales

I. Urriza Parroque, L. A. Barragán Pérez, J. I. Artigas Maestre, D. Navarro Tabernero, Ó. Lucía Gil. "FPGA Implementation of a Digital Controller for a dc-dc Converter using Floating Point Arithmetic" .35th Annual Conference of the IEEE Industrial Electronics Society (IECON), Porto (Portugal). Noviembre. 2009.

Ó. Lucía Gil, O. Jimenez Navascués, L. A. Barragán Pérez, I. Urriza Parroque, J. M. Burdío Pinilla, D. Navarro Tabernero. "System-on-Programmable-Chip Based Versatile Modulation Architecture Applied to Domestic Induction Heating" .35th Annual Conference of the IEEE Industrial Electronics Society (IECON), Porto (Portugal). Noviembre. 2009.

Congresos Nacionales

I. Urriza Parroque, L. A. Barragán Pérez, D. Navarro Tabernero, J. I. Artigas Maestre, Ó. Lucía Gil, O. Jimenez Navascués. "FPGA Embedded Soft-Core Processor Implementation of a Digital Controller for a DC-DC Converter" .XXIV Design of Circuits and Integrated Systems Conference, Zaragoza, Nov. 18-20.. Noviembre. 2009.

L. A. Barragán Pérez, D. Navarro Tabernero, I. Urriza Parroque, J. I. Artigas Maestre, Ó. Lucía Gil, J. M. Burdío Pinilla. "Taking into account Switching Events in Fixed Time-Step VHDL Simulation of Power Electronic Circuits" .XXIV Design of Circuits and Integrated Systems Conference, Zaragoza, Nov. 18-22. Noviembre. 2009.


	Año 2008

Revistas Internacionales

L. A. Barragán Pérez, D. Navarro Tabernero, J. Acero Acero, I. Urriza Parroque, J. M. Burdío Pinilla. "FPGA Implementation of a Switching Frequency Modulation Circuit for EMI Reduction in Resonant Inverters for Induction Heating Appliances" .IEEE Transactions on Industrial Electronics, vol. 55, no. 1, pp. 11 – 20.. Enero. 2008.

Congresos Internacionales

I. Urriza Parroque, L. A. Barragán Pérez, J. I. Artigas Maestre, D. Navarro Tabernero, J. Acero Acero, R. Blasco Marín, Ó. Lucía Gil. "Word length selection method based on mixed simulation for digital PID controllers implemented in FPGA" .IEEE International Symposium on Industrial Electronics, pp. 1965-1970, Cambridge (Reino Unido). Julio. 2008.


	Año 2007

Congresos Internacionales

J. Acero Acero, R. Alonso, J. M. Burdío Pinilla, L. A. Barragán Pérez, I. Urriza Parroque. "Modeling and calculation of the efficiency for low-cost round-wire planar windings in domestic induction heating applications" .IEEE 38th Power Electronics Specialists Conf.(PESC), pp. 1411-1416. 2007.

L. A. Barragán Pérez, I. Urriza Parroque, D. Navarro Tabernero, J. I. Artigas Maestre, J. Acero Acero, J. M. Burdío Pinilla. "Comparing simulation alternatives of FPGA-based controllers for switching converters" .2007 IEEE International Symposium on Industrial Electronics. Junio. 2007.

J. Acero Acero, R. Alonso Esteban, J. M. Burdío Pinilla, L. A. Barragán Pérez, I. Urriza Parroque. "Modelling and Calculation of the Efficiency for Low-cost Round-wire Planar Windings in Domestic Induction Heating Applications" .38th Annual IEEE Power Electronics Specialist Conf. (PESC'07), pp. 1411-1416, Orlando (EEUU). Junio. 2007.

I. Urriza Parroque, L. A. Barragán Pérez, J. I. Artigas Maestre, J. Acero Acero, D. Navarro Tabernero, J. M. Burdío Pinilla. "Using Mixed-Signal Simulation to Design a Digital Power Measurement System for Induction Heating Home Appliances" .2007 IEEE International Symposium on Industrial Electronics.. Junio. 2007.


	Año 2004

Congresos Internacionales

Estopiñan, Pedro, A. Sanz Molina, J. I. García Nicolás, I. Urriza Parroque. "A broadband PLC communication system in C band" .8th International Symposium on Power-Line Communications and Its Applications (ISPLC2004). Marzo. 2004.

Perez Resa, Adrian, A. Sanz Molina, J. I. García Nicolás, I. Urriza Parroque. "MAC Level Design For a Broadband PLC Communications System" .8th International Symposium on Power-Line Communications and Its Applications (ISPLC2004). Marzo. 2004.

Purroy Nievas, Arturo, A. Sanz Molina, J. I. García Nicolás, I. Urriza Parroque. "Research Areas for Efficient Power Line Communication Modems" .th International Symposium on Power-Line Communications and Its Applications (ISPLC2004). Marzo. 2004.

Arturo Purroy, I. Urriza Parroque. "ITU-Compliant Macrocells for Dual Tone Multiple Frequency Transmission and Reception" .XIX Conference on Design of Circuits and Integrated Systems, Bordeaux, France, November 24-26, 2004. Noviembre. 2004.

Congresos Nacionales

J. I. Artigas Maestre, L. A. Barragán Pérez, C. Orrite Uruñuela, I. Urriza Parroque. "Libro Electrónica Digital. Aplicaciones y Problemas con VHDL" .Actas VI Congreso de Tecnologías Aplicadas a la Enseñanza de la Electrónica (TAEE2004), Valencia. Julio. 2004.


	Año 2002

Libros

J. I. Artigas Maestre, L. A. Barragán Pérez, C. Orrite Uruñuela, I. Urriza Parroque. "Electrónica Digital: Aplicaciones y problemas con VHDL" .Prentice Hall. 2002.

Revistas Internacionales

A. Sanz Molina, J. I. García Nicolás, I. Urriza Parroque. "Implementing Converters in FPLD" .Lecture Notes in Computer Science 2438 pp 966- 975. Springer Verlag . 2002.

Congresos Internacionales

A. Sanz Molina, J. I. García Nicolás, I. Urriza Parroque. "A broad band modem mixed-signal front end for Power Line Communications" .International Symposium on Power Line Communications (ISPL-2002); Atenas, Grecia. Marzo. 2002.

J. I. García Nicolás, I. Urriza Parroque, A. Sanz Molina, D. Navarro Tabernero, A. Mediano Heredia, A. Valdovinos Bardaji, J. de Mingo Sanz. "Digital Linearisation System for TETRA RF Transmitter" .Design of Circuits and Integrated Systems. Actas DCIS’2002, pp.281-286. Santander . Noviembre. 2002.

A. Sanz Molina, J. I. García Nicolás, I. Urriza Parroque. "Low Cost AD/DA converters using FPGAs" .Design of Circuits and Integrated Systems. Actas DCIS’2002, pp.297-302. Santander . Noviembre. 2002.


	Año 2001

Revistas Internacionales

I. Urriza Parroque, J. I. Artigas Maestre, L. A. Barragán Pérez, J. I. García Nicolás, D. Navarro Tabernero. "VLSI Implementation of Discrete Wavelet Transform for Lossless Compression of Medical Images" .Real Time Imaging, vol. 7, pp. 203-217. Abril. 2001.

Congresos Internacionales

A. Sanz Molina, J. I. García Nicolás, I. Urriza Parroque, A. Valdovinos Bardaji. "A Complete Node for the Power Line Medium of European Home System Specifications" .5th International Symposium on Power-Line Communications and Its Applications. Proceedings, pág. 53-58. Malmö (Suecia). Abril. 2001.

I. Urriza Parroque, J. I. García Nicolás, A. Sanz Molina, A. Valdovinos Bardaji. "A System on Chip for Power Line Communications According to European Home System Specifications" .Fiel-Programmable Logic and Applications FPL.Proceedings, pág. 658-662. Belfast (Irlanda del Norte). Agosto. 2001.

J. I. García Nicolás, I. Urriza Parroque, A. Sanz Molina, J. I. Artigas Maestre, A. Valdovinos Bardaji. "Narrow Band Power Line Communications System in a Single Device" .XVI Conference on Design of Circuits and Integrated Systems, Oporto (Portugal). Pág. 114-119. Noviembre. 2001.


	Año 2000

Congresos Internacionales

J. I. García Nicolás, J. I. Artigas Maestre, A. Sanz Molina, I. Urriza Parroque. "FPD Prototype of a Medium Access Controller for E.H.S." .Actas DCIS’2000, pp.380-385. Montpelier (Francia). 2000.


	Año 1998

Congresos Internacionales

I. Urriza Parroque, J. I. Artigas Maestre, J. I. García Nicolás, L. A. Barragán Pérez, D. Navarro Tabernero. "VLSI Architecture for Lossless Compression of Medical Images Using the Discrete Wavelet Transform" .Design, Automation and Test in Europe (DATE), Paris, France, pp. 196-201. Febrero. 1998.

I. Urriza Parroque, J. I. Artigas Maestre, J. I. García Nicolás, L. A. Barragán Pérez, D. Navarro Tabernero. "Locality Improvement of the Pyramid Algorithm to Compute the Discrete Wavelet Transform" .XIII Design of Circuits and Integrated Systems Conference, DCIS'98, Madrid, pp. 30-35. Noviembre. 1998.